


Project 01 Q&A

Debuggers



RISC-V Assembly - Instruction Set

Instructions
add sub

Architecture
(ISA)

Registers

add t_0, t_1, t_2

$t_0 = t_1 + t_2$

registers

processor variables.

RISC-V 64 bit word / pointer is 64 bits

Memory / stack

program :

function

labels



add3:

add a0, a0, a1

add a0, a0, a2

ret

int add2(int x, int y,
int z)

return x+y+z;

}